Design of High Speed Data Acquisition System for Linear Array CCD Based on FPGA
نویسندگان
چکیده
منابع مشابه
FPGA based High Speed Data Acquisition System for High Energy Physics Application
In high energy physics experiments (HEP), high speed and fault resilient data communication is needed between detectors/sensors and the host PC. Transient faults can occur in the communication hardware due to various external effects like presence of charged particles, noise in the environment or radiation effects in HEP experiments and that leads to single/multiple bit error. In order to keep ...
متن کاملA Fpga Based High Speed Data Acquisition Card
A FPGA based, high speed, two channel, analog input card with a maximum input sampling rate of 1 Giga samples per second (Gsps) per channel has been designed and tested. The card has got an on-board cPCI interface but has been designed in a way that it can also work as a stand-alone system. The card can function as a platform for developing and evaluating different FPGA based hardware designs. ...
متن کاملFPGA Based High Speed Data Acquisition System for Electrical Impedance Tomography.
Electrical Impedance Tomography (EIT) systems are used to image tissue bio-impedance. EIT provides a number of features making it attractive for use as a medical imaging device including the ability to image fast physiological processes (>60 Hz), to meet a range of clinical imaging needs through varying electrode geometries and configurations, to impart only non-ionizing radiation to a patient,...
متن کاملHigh Speed Data Acquisition System Using Fpga for Llrf Measurement and Control
Currently, FPGA (Field Programmable Gate Array) technology is being widely used for accelerator control owing to its fast digital processing capability. We have recently developed a high-speed data acquisition system that combines a commercial FPGA board (ML555) with a fast ADC (ADS5474; 14 bit; maximum sampling rate: 400 MS/s; bandwidth: 1.4 GHz). This system enables direct measurements of 1.3...
متن کاملFPGA-Based High-Speed Authenticated Encryption System
The Advanced Encryption Standard (AES) running in the Galois/Counter Mode of Operation represents a de facto standard in the field of hardware-accelerated, block-cipher-based high-speed authenticated encryption (AE) systems. We propose hardware architectures supporting the Ethernet standard IEEE 802.3ba utilizing different cryptographic primitives suitable for AE applications. Our main design g...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Computer Science
سال: 2020
ISSN: 1877-0509
DOI: 10.1016/j.procs.2020.02.073